

Visualization, modeling and control of filament growth in resistive-memories (RRAMs) towards commercial applications


Wei Lu

**University of Michigan
Electrical Engineering and Computer
Science**


Introduction: Resistive Switching Devices

Hysteretic resistive switches and crossbar structures


- Simple structure
 - Formed by two-terminal devices
 - Not limited by transistor scaling
- Ultra-high density
 - NAND-like layout, cell size $4F^2$
 - Terabit potential
- Large connectivity
- Memory, logic/neuromorphic applications



Single-cell structure




Crossbar Structure



Electronics Based on Ions: Resistive Memory




ElectroChemical Metallization Cell (ECM, CBRAM)







- *Creating “new” materials on the fly*
- Active electrode material + inert dielectric
- “Filament” based on electrode material injection and redox at electrodes
- Switching layer facilitates ionic movement

Valency Change Cell (VCM)




- *Modulating existing material properties*
- Filament based on oxygen exchange between two oxide layers
- Electrode plays minor role

Microscopic Origin of Dynamic Particle Migration



- ▶ Particles form bipolar electrodes, with redox processes happening at opposite sides
- ▶ Dissolution of the original Ag particle leads to new particle nucleation and growth at downstream position
- ▶ Resulting in effective Ag particle migration in the electric field direction



Visualization of Filament






- Ag/SiO₂/Pt structure, sputtered SiO₂ film
- The filament grows from the IE backwards toward the AE
- Branched structures were observed with wider branches pointing to the AE

Completed filament

Partially formed filaments



Resistance Switching Characteristics




- **1e6 on/off**
- **1e8 W/E endurance**
- **Switching speed ~ 10 ns**

Jo, Kim, W. Lu, *Nano Lett.*, 8, 392 (2008)

Kim, Jo, W. Lu, *Appl. Phys. Lett.* 96, 053106 (2010)


Driving Ions with Electric Field



$$\Gamma = 1/\tau = \nu e^{-E_a'(V)/k_B T}$$


$$E_a'(V) = E_a - V/2n$$

$$\nu = 2d\lambda e^{-E_a/k_B T} (e^{qEd/2k_B T} - e^{-qEd/2k_B T})$$



- Filament formation is a thermally activated process.
- Activation energy reduced by applied bias.
- Speed is a ca. exponential function of voltage.

Dynamic Monte Carlo Simulation



Observed phenomenon in ECM

- (a) Me atoms accumulated near IE
- (b) Branched filament formed
- (c) Me nuclei formed in dielectrics
- (d) Me nuclei reconnected with AE
- (e) Me nuclei agglomerate
- (f) Me nuclei transport in dielectrics
- * Metal atoms nuclei (AN)


+ Positive charge - Negative charge ○ Nucleation center

● Metal Atom ●+ Metal Ion ●e Electron



Microscopic physical processes during SET

- (1) Ionization of metal atoms in AE (anodic dissolution)
- (2) Metal ions hopping in dielectrics
- (3) Metal ions attachment to existing clusters
- (4) Nucleation of metal ions captured by (4.1) IE and (4.2)
- (5) Metal atoms in nuclei are activated to ions
- (6) Electron hopping from IE to Neutralize positive charge from metal ions



SPICE Model



•RRAM switching transient effects captured in SPICE



CBRAM - Sub-1nA On-Current





- Precise control of the filament shape during set.
- Controlled and stable tunneling gap may be maintained.



Compared with oxide-RRAM, CBRAM offers

- Higher on/off ratio due to very low I_{off}
- Lower I_{on} and better variability

Integrated Crossbar Array/CMOS System




- Low-temperature process, RRAM array fabricated on top of CMOS
- CMOS provides address mux/demux
- RRAM array: 100nm pitch, 50nm linewidth with density of 10Gbits/cm²
- CMOS units – larger but fewer units needed. 2n CMOS cells control n² memory cells




Integrated Crossbar Array/CMOS System

- Crossbar array operation, array written followed by read
- Programming and reading through integrated CMOS address decoders
- Each bit written with a single pulse

Stored/retrieved array 1



Stored/retrieved array 2




Results from a 40x40 crossbar array integrated on CMOS

From Lab to Fab: Crossbar RRAM Technology

- **CMOS** Compatible
- **3D** Stackable, Scalable Architecture – Low thermal budget process
- **Architectures** proven include multiple Via schemes and Subtractive etching
- **Crossbar Inc** founded in 2010. received over \$85M Venture Capital funding to date.


Crossbar RRAM 300mm wafer



Crossbar

July 2015

Crossbar Embedded RRAM (1T1R)




Completed



Mb 1T1R CBRAM Chips

Checkerboard pattern



Random pattern




Byte/page
alteration




Challenge in 1TnR – Sneak Current

- Cross-point array architecture for 1TnR implementation
- Multiple sneak (leakage) current paths exist
 - Limited array size
 - Diminishing read margin and increased power consumption

1TnR architecture




Cross-point structure



RRAM + Selector (1S1R)



- Cross-point array integration of RRAM + Selector
 - High HSR & sharp switching slope of a selector
 - Small voltage overhead for selector integration





IS1R Structure





Cross-point array with
linear RRAM only



Cross-point array with
RRAM + selector



Cross-point array with
rectifying RRAM or
unipolar RRAM w/ a diode





— Sensing current
from a selected cell

— Leakage current

Selector Analysis During Write


(a) nonlinear (b) rectifying-SET (c) rectifying-RESET



Kim et al. IEEE TED, 61 (8), 2820-2826 (2014).

- $V/2$ bias scheme as example
- Rectifying behavior alone does not help
- Non-linear effect is necessary
- Current density and sub-threshold slope critical

Selector Analysis During Write





Kim et al. IEEE TED, 61 (8), 2820-2826 (2014).

- Selectivity $> 1e5$ is desired
- Current density and sub-threshold slope critical


Selectivity (HSR) & Switching Slope

- Half Select Ratio (HSR, $I_{@V}/I_{@0.5V}$) of $> 10^7$
 - Enables larger array & reduced power consumption
- Extremely sharp switching of $< 5\text{mV/dec.}$
 - Offers more read voltage margin & faster read





RRAM + Selector (1S1R) Cell structure

- Cross-point array integration of RRAM + selector
 - High HSR & sharp switching of a selector maintained
 - Small voltage overhead for selector integration



Benefits of High HSR


- Large HSR enables high density & low power products



*assumed ICC = 20mA (NAND budget, 2kb cells programmed simultaneously)

System-Level Innovations


- Code execution and storage class memory on same chip with shared process steps
- Existing tool set in Logic Fabs capable of processing this chip




Comparison of CBRAM and Oxide-RRAM

CBRAM shows superior performance than oxide-RRAM


- Lower variability
- Lower BER for cycling and retention due to larger on/off ratio




DC



Cycling



Retention



Modeling of Oxide RRAM Switching Process

• Dependent variables

n_D Concentration of V_o [cm^{-3}]

T Temperature [K]

ψ Potential [V]

• Constants

a Hopping distance, 0.1 nm

f Escape-attempt frequency, 10^{12} Hz

E_a Diffusion barrier, 0.85 eV

• Oxygen vacancy transport

$$\text{Eq.(1)} \quad \frac{\partial n_D}{\partial t} = \nabla \cdot (D \nabla n_D - v n_D + D S n_D \nabla T)$$

• Current continuity

$$\text{Eq.(2)} \quad \nabla \cdot \sigma \nabla \psi = 0$$

• Heat (Joule heating)

$$\text{Eq.(3)} \quad -\nabla \cdot k_{th} \nabla T = J \cdot E = \gamma \cdot \sigma |\nabla \psi|^2$$


($\gamma = 1$ for DC, and $\gamma = 2$ for AC simulation)

• Parameters - Eqs.(4)

$$D = 1/2 \cdot a^2 \cdot f \cdot \exp(-E_a / kT)$$

$$v = a \cdot f \cdot \exp(-E_a / kT) \cdot \sinh(qaE / kT)$$

$$S = -E_a / kT^2$$




Diffusivity of V_o [cm^2s^{-1}]

Drift velocity of V_o [cm/s]

Soret diffusion coefficient [1/K]


Oxide-RRAM (Memristor: resistor + memory)



- Resistive switching can be precisely simulated after considering V_O diffusion, drift and thermophoresis effects




S. Kim, S. Choi, W. Lu, ACS Nano, 8, 2369–2376 (2014).

Simulation of Filament Growth



- Same set of parameters can explain both DC and pulse response
S. Kim, S. Choi, W. Lu, ACS Nano , 8, 2369–2376 (2014)


Internal Dynamics in a Second-Order Memristor



$$\left\{ \begin{array}{l} \frac{dw}{dt} = f(w, T, V, t) \\ \frac{dT}{dt} = f(T, V, t) \end{array} \right. \leftarrow \begin{array}{l} \text{Weight (conductance) state variable} \\ \text{2nd order state variable that offer (short-term) internal dynamics} \end{array}$$



S. Kim, C. Du, P. Sheridan, W. Ma, S. Choi, W.D. Lu, Nano Lett, **15**, 2203–2211 (2015).

Implementing STDP (and Spiking Rate Dependent Plasticity) Naturally





S. Kim, C. Du, P. Sheridan, W. Ma, S. Choi, W.D. Lu, Nano Lett, 15, 2203 (2015).

Improving Analog Switching Using Multiple State Variables



- In oxide RRAM, filament length growth results in gap filling, followed by filament widening
- resistance change due to length growth is non-linear – first few pulses resulting in most resistance change
- More linear response occurs during filament widening, at reduced field
- Needs to selectively enhance the second stage growth (more strongly affected by diffusion)

Improving Analog Switching Using Multiple State Variables



Low amplitude “heating” pulse selectively enhances the filament widening effect, leading more linear pulse response

Sparse Coding with Memristor Arrays

Memristors perform learning and inference functions

- Memristor weights form dictionary elements (features)
- Image input, Pixel intensity represented by # of pulses
- Memristor array natively performs matrix operation

$$\vec{I} = \vec{V} \cdot \vec{\Phi}$$

- Integrate and fire neurons
- Learning achieved by backpropagating spikes

DARPA UPSIDE program




Image Reconstruction with larger 7x7 patches (48x98 memristor array)



Original




Software reconstruction



Crossbar with variations



Learned receptive fields



Acknowledgements

Grad students:

**Sung-Hyun Jo, *Kuk-Hwan Kim
*Siddharth Gaba, *Ting Chang
Patrick Sheridan, ShinHyun Choi
Jiantao Zhou, Chao Du, Jihang
Lee, Wen Ma, *Eric Dattoli
*Wayne Fung, Lin Chen
*Seok-Youl Choi, *Woo Hyung Lee*

PostDocs:

*Dr. Yuchao Yang
*Dr. Sungho Kim
Dr. Bing Chen
*Dr. Taeho Moon
*Dr. Zhongqing Ji
* Dr. Qing Wan*

Visiting scholars:

*Dr. L. Liu
Xiaojie Hao

Collaborators:

- Prof. Z. Zhang, Prof. M. Flynn, UM
- Dr. G. Kenyon, LANL
- Prof. C. Teuscher, PSU
- Prof. D. Strukov, UCSB,
- Prof. J. Hasler, GeorgiaTech,
- Prof. R. Li, CAS, China
- Dr. I. Valov, Prof. R. Waser



Funding:

- DARPA UPSIDE program
- National Science Foundation (ECS-0601478, CCF-0621823, ECCS-0804863, CNS-0949667, ECCS-0954621).
- DARPA SyNAPSE program
- Air Force MURI program, Air Force q-2DEG program
- Engineering Translational Research (ETR) Grant

Acknowledgements

